


FIG.1



The diagram illustrates a memory array structure. On the left, a **ROW RELATED CONTROL CIRCUIT** (labeled 12) is connected to a **ROW SELECT CIRCUIT** (labeled 10). The **ROW SELECT CIRCUIT** (10) is also connected to the **COLUMN SELECT CIRCUIT** (labeled 11) at the bottom. The **ROW SELECT CIRCUIT** (10) is connected to a vertical stack of memory blocks. The stack consists of alternating **SENSE AMPLIFIER BAND** and **MEMORY BLOCK** layers. The top **SENSE AMPLIFIER BAND** is labeled **SAB_{m+1}**, the next **MEMORY BLOCK** is **MBK_m**, the next **SENSE AMPLIFIER BAND** is **SAB_m**, and so on, indicated by vertical dots. Below the dots, the stack continues with **MEMORY BLOCK** (labeled **MBK₁**), **SENSE AMPLIFIER BAND** (labeled **SAB₁**), **MEMORY BLOCK** (labeled **MBK₀**), and **SENSE AMPLIFIER BAND** (labeled **SAB₀**). The **COLUMN SELECT CIRCUIT** (11) is connected to the bottom of the stack. At the bottom left, two input lines are shown: **VBB** and **VPP**, both pointing to the **ROW SELECT CIRCUIT** (10). A label **2** is positioned at the top right of the diagram.

Diagram illustrating the structure of a memory array, showing five horizontal layers within a central block:

- Top Layer:** MEMORY BLOCK (Output: MBKL)
- Second Layer:** BIT LINE ISOLATION CIRCUIT (Output: BIGL)
- Third Layer:** SENSE AMPLIFIER BAND (Output: SAB)
- Fourth Layer:** BIT LINE ISOLATION CIRCUIT (Output: BIGR)
- Bottom Layer:** MEMORY BLOCK (Output: MBKR)

Inputs on the left side:

- EQL (connected to the top MEMORY BLOCK)
- BLIL (connected to the first BIT LINE ISOLATION CIRCUIT)
- ZS0P and EQ (connected to the SENSE AMPLIFIER BAND)
- S0N (connected to the SENSE AMPLIFIER BAND)
- BLIR (connected to the second BIT LINE ISOLATION CIRCUIT)
- EQR (connected to the bottom MEMORY BLOCK)

Vertical ellipses at the top and bottom indicate the array is extended.

FIG. 4




FIG.5




FIG.6




FIG. 7




FIG.8




FIG. 9




FIG.10




FIG.11




FIG.12




FIG.13




FIG.14





FIG.15



36




FIG.17




FIG.18




FIG.19




FIG.20




FIG.21




FIG.22




FIG.23




FIG.24




FIG.25




FIG.26

